WHAT IS CLAIMED IS

5

10

1. A circuit for a power amplifier which amplifies and outputs an audio signal by amplifying an input audio signal using first and second differential circuits, and driving a push-pull output transistor with the outputs from the first and second differential circuits, the circuit comprising:

a signal generating part generating a disconnection timing signal for disconnecting a bias current reducing an activation current of each of the first and second differential circuits based on a switch control signal, and a positive feedback loop in each of the first and second differential circuits;

- a switch part being disposed in the positive feedback loops of each of the first and second differential circuits, and disconnecting the positive feedback loops in response to the disconnection timing signal; and
- a bias part stopping the operation of the first and second differential circuits by reducing the activation currents of the first and second differential circuits, respectively, by reduction of the bias currents.

2. The circuit as claimed in claim 1, wherein the signal generating part comprises:

an integrator integrating the switch

control signal so that a waveform of the signal is inclined;

a variable bias circuit decreasing the bias current according to the inclined waveform; and a comparator generating the disconnection timing signal by comparing the inclined waveform with a reference electric potential.

3. The circuit as claimed in claim 2, wherein the signal generating part further comprises:

an inverse circuit reversing the inclined waveform; and

- a second comparator, connecting to the positive feedback loops of the first and second differential circuits, generating a switch signal by comparing the reversed inclined waveform with another reference electric potential;
- wherein the variable bias circuit outputs a first bias current which decreases, and a second bias current which increases according to the inclined waveform and the reversed inclined waveform, respectively.

10

4. The circuit as claimed in claim 1, wherein the circuit is a semiconductor device.

5

5. The circuit as claimed in claim 2, wherein the circuit is a semiconductor device.

10

15